

Advanced Subsidiary GCE

Electronics

Unit F612: Signal Processors

Specimen Paper

Candidates answer on the question paper.

Time: 1 hour 30 mins

Additional Materials:

Scientific calculator

Candidate
Name

Centre
Number

Candidate
Number

INSTRUCTIONS TO CANDIDATES

- Write your name, Centre number and Candidate number in the boxes above.
- Answer **all** the questions.
- Use blue or black ink. Pencil may be used for graphs and diagrams only.
- Read each question carefully and make sure you know what you have to do before starting your answer.
- Do **not** write in the bar code.
- Do **not** write outside the box bordering each page.
- WRITE YOUR ANSWER TO EACH QUESTION IN THE SPACE PROVIDED.

INFORMATION FOR CANDIDATES

- The number of marks is given in brackets [] at the end of each question or part question.
- You will be awarded marks for the quality of written communication where this is indicated in the question.
- You may use a scientific calculator.
- Unless otherwise indicated, you can assume that :
 - op-amps are run off supply rails at +15 V and -15 V
 - logic circuits are run off supply rails at +5 V and 0 V
- You are advised to show all the steps in any calculations.
- The total number of marks for this paper is **90**.

FOR EXAMINERS' USE

Qu.	Max.	Mark
1	5	
2	7	
3	9	
4	23	
5	12	
6	18	
7	16	
TOTAL	90	














This document consists of **16** printed pages.

Data Sheet

Unless otherwise indicated, you can assume that:

- op-amps are run off supply rails at +15 V and -15V
- logic circuits are run off supply rails at +5 V and 0 V

resistance	$R = \frac{V}{I}$
power	$P = VI$
series resistors	$R = R_1 + R_2$
time constant	$\tau = RC$
monostable pulse time	$T = 0.7RC$
relaxation oscillator period	$T = RC$
frequency	$f = \frac{1}{T}$
voltage gain	$G = \frac{V_{out}}{V_{in}}$
open-loop op-amp	$V_{out} = A(V_+ - V_-)$
non-inverting amplifier gain	$G = 1 + \frac{R_f}{R_d}$
inverting amplifier gain	$G = -\frac{R_f}{R_{in}}$
summing amplifier	$-\frac{V_{out}}{R_f} = \frac{V_1}{R_1} + \frac{V_2}{R_2} \dots$
break frequency	$f_0 = \frac{1}{2\pi RC}$
Boolean Algebra	$A.\bar{A} = 0$ $A + \bar{A} = 1$ $A.(B + C) = A.B + A.C$ $\overline{A.B} = \bar{A} + \bar{B}$ $\overline{A + B} = \bar{A}.\bar{B}$ $A + A.B = A$ $A.B + \bar{A}.C = A.B + \bar{A}.C + B.C$

symbol	meaning
	start the program
	link to part of the program with the same label a
	stop the program
	place the byte b in register Sn
	add the byte b to the byte in register Sn
	copy the byte in register Sm into register Sn
	subtract the byte b from the byte in register Sn
	introduce a time delay of t milliseconds
	branch if the byte in register Sn is equal to the byte b
	branch if the byte in register Sn is greater than the byte b
	copy the byte at the input port to register Sn
	copy the byte in register Sn to the output port
	activate the analogue-to-digital converter and store the result in register S0

[Turn over

1 Fig. 1.1 shows an op-amp connected as a non-inverting amplifier.




Fig. 1.1

- (a) Show that the gain of the amplifier is about +4. [2]
- (b) Fig. 1.2 is a voltage-time graph for a test signal at the input of the amplifier of Fig.1.1.




Fig. 1.2

Draw on Fig. 1.2 to show the signal at the output of the amplifier. [3]

- 2 The circuit of Fig. 2.1 uses a pair of D-type flip-flops Y, Z to indicate which input A or B receives a pulse first.




Fig. 2.1

- (a) R is normally held low. State what happens to Q when R is pulsed high.
 [1]
- (b) Suppose that H is low when a pulse arrives at A.
 Explain why this makes G go high.

 [2]
- (c) Complete the timing diagram of Fig. 2.2.





Fig. 2.2

[4]

[Turn over

- 3 (a) Draw on Fig. 3.1 the circuit diagram for an inverting amplifier with a voltage gain of -5 .
The op-amp has been drawn already.
Show all component values and justify them.
Label the input and output of the inverting amplifier.



0V

Fig. 3.1

[5]

- (b) Draw on the axes of Fig. 3.2 to show how the output voltage of the inverting amplifier depends on its input voltage.




Fig. 3.2

[4]

SPECIMEN

[Turn over

- 4 Fig. 4.1 shows the diagram of a circuit containing a clock of frequency 1 Hz.




Fig. 4.1

- (a) Complete Fig. 4.2 to show how a two-bit up-counter may be assembled from D-type flip flops and a NOT gate. Label the outputs A and B.



Fig. 4.2

[4]

- (b) Complete the table below to show how the states of A and B together with the outputs W and Z and the on/off states of L and R will change with time.

clock pulse	A	B	W	Z	L	R
0	0	0			off	off
1						
2						
3						

[4]

- (c) The circuit of Fig. 4.1 repeats a sequence of four states. Adapt the circuit so that it repeats the following sequence of three states.

clock pulse	L	R
0	on	off
1	on	on
2	off	on

- (i) Complete Fig. 4.3 to show your adapted circuit.





Fig. 4.3

[5]

- (ii) Explain how your adapted circuit operates.

The quality of your written communication will be assessed in this question.

.....

.....

.....

.....

..... [7]

- (d) Circuits which generate sequences of signals can be made from microcontrollers.

Give **three** advantages of using a microcontroller instead of counters and logic gates for this type of circuit.

.....

.....


.....

..... [3]

[Turn over

- 5 (a) Using the op-amp in Fig. 5.1, complete the circuit for a **treble cut filter** with the following characteristics:
- maximum input resistance $33\text{ k}\Omega$
 - low frequency gain -100
 - break frequency 1000 Hz

Give component values and show your working for all calculations.



0V

Fig. 5.1

[6]

(b) (i) On the axes of Fig. 5.2, draw the frequency response of your treble cut filter.




Fig. 5.2

[3]

(ii) Explain, in detail, why your circuit of Fig. 5.1 has the filtering action shown in the graph of Fig. 5.2.

.....

.....

.....

.....

.....

[3]

[Turn over

- 6 Fig. 6.1 shows a microcontroller providing an interface between two switches and a seven-segment LED.




Fig. 6.1

- (a) (i) What is a microcontroller?

.....

.....

.....

..... [3]

- (ii) The behaviour of a microcontroller depends on hardware and software.

What is the difference between hardware and software?

.....

.....

.....

..... [2]

- (b) Fig. 6.2 shows part of the program stored in the microcontroller's memory.

- (i) The first instruction places the byte FD in register S2.

Write down the byte FD in binary.

..... [1]

7 Fig. 7.1 is an incomplete circuit of a mixer for a recording studio.




Fig. 7.1

The signals from the two guitar pick-ups and the microphone are mixed and amplified.

(a) (i) On Fig. 7.1, draw the circuit of a summing amplifier which will add the three inputs together.

No component values are needed at this stage.

[3]

(ii) The student places a potentiometer as a volume control in the circuit.

On Fig. 7.1, show how the potentiometer should be connected.

[2]

(b) Here are the peak output voltage of each of the three input signals.

Pick-up 1: $\pm 20\text{mV}$

Pick-up 2: $\pm 20\text{mV}$

Microphone: $\pm 100\text{ mV}$

(i) When only the microphone is used then the peak summing amplifier output should be $\pm 5\text{ V}$. The microphone should operate with an input resistor of $10\text{ k}\Omega$. Calculate a suitable value for the feedback resistor of the summing amplifier.

feedback resistance = $\text{k}\Omega$ [3]

- (ii) When only one pick-up is used the peak summing amplifier output should be ± 3 V.
Calculate suitable values for the remaining resistors of the summing amplifier.

pick-up input resistance =k Ω [2]

- (c) A circuit for the power amplifier of Fig. 7.1 is shown in Fig. 7.2.




Fig. 9.2

The op-amp has negligible output impedance.

- (i) Show that the op-amp must be able to supply a current of about 1.5 A at its output. Use information from (b)(i) and (b)(ii).

[3]

- (ii) Explain why the circuit of Fig. 7.2 has a voltage gain of +1.

.....

.....

.....

..... [3]

Paper Total [90]

SPECIMEN

Copyright Acknowledgements:

Permission to reproduce items where third-party owned material protected by copyright is included has been sought and cleared where possible. Every reasonable effort has been made by the publisher (OCR) to trace copyright holders, but if any items requiring clearance have unwittingly been included, the publisher will be pleased to make amends at the earliest opportunity.

OCR is part of the Cambridge Assessment Group. Cambridge Assessment is the brand name of University of Cambridge Local Examinations Syndicate (UCLES), which is itself a department of the University of Cambridge.

© OCR 2007



OXFORD CAMBRIDGE AND RSA EXAMINATIONS

Advanced Subsidiary GCE

ELECTRONICS


F612 MS


Unit F612: *Signal Processors*



Specimen Mark Scheme



The maximum mark for this paper is **90**.

SPECIMEN



Question Number	Answer	Max Mark
<p>1(a)</p> <p>1(b)</p>	<p>substitution: $G = 1 + (38/12)$ evaluation: $G = 4.1$</p> <p>correct shape and phase (apart from saturation) correct gain (4) by eye saturation at ± 13 V (by eye)</p> 	<p>[2]</p> <p>[3]</p>

Question Number	Answer	Max Mark
2(a)	Q goes low / is reset	[1]
(b)	idea of \bar{Q} being opposite state of Q idea of state of D transferred to Q	[2]
(c)	<p>H goes low when R rises, G stays low subsequent changes of H and G only on rising edges of A or B G goes high and stays high on first rising edge of A H stays low after R goes low</p>  <p>The timing diagram shows five signals over time:</p> <ul style="list-style-type: none"> R: Starts at 0, rises to 1, then falls back to 0. A: Starts at 0, rises to 1, falls back to 0, rises to 1, falls back to 0. B: Starts at 0, rises to 1, falls back to 0. H: Starts at 1, falls to 0 when R rises, and remains at 0. G: Starts at 0, rises to 1 on the first rising edge of A, and remains at 1. 	[4]



Question Number	Answer	Max Mark
3(a)	<p>input and output correctly labelled correct circuit all resistors in range $1\text{ k}\Omega$ to $1\text{ M}\Omega$ feedback resistor five times input resistor justification through $G = -R_f/R_{in}$</p> 	[5]
(b)	<p>straight line through origin negative gain of five (by eye) saturating at $\pm 13\text{ V}$ (by eye)</p> 	[4]

Question Number	Answer	Max Mark																																			
<p>4(a)</p>	<p>D connected to \bar{Q} for each flip-flop outputs correctly labelled \bar{Q} of first flip-flop to clock of second NOT gate correctly placed</p> 	<p>[4]</p>																																			
<p>(b)</p>	<p>AB correct ecf: W correct ecf: Z correct ecf incorrect W/Z: L/R on when Z/R high</p> <table border="1" data-bbox="343 806 1029 1030"> <thead> <tr> <th>clock pulse</th> <th>A</th> <th>B</th> <th>W</th> <th>Z</th> <th>L</th> <th>R</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>off</td> <td>off</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>off</td> <td>on</td> </tr> <tr> <td>2</td> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>on</td> <td>off</td> </tr> <tr> <td>3</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>off</td> <td>off</td> </tr> </tbody> </table>	clock pulse	A	B	W	Z	L	R	0	0	0	0	0	off	off	1	1	0	1	0	off	on	2	0	1	0	1	on	off	3	1	1	0	0	off	off	<p>[4]</p>
clock pulse	A	B	W	Z	L	R																															
0	0	0	0	0	off	off																															
1	1	0	1	0	off	on																															
2	0	1	0	1	on	off																															
3	1	1	0	0	off	off																															
<p>(c)(i)</p>	<p>AND gate to reset counter reset on A.B OR gates to provide signals for L and R correct circuit for LED R (anything which works) correct circuit for LED L</p> 	<p>[5]</p>																																			

Question Number	Answer	Max Mark
4(c)(ii)	<p>counter reset when $AB = 1$ R on for $AB = 10$ and 11 L on for $AB = 00$ and 10 algebra of truth table to justify arrangement of logic gates</p> <p>This question will be assessed for quality of written communication.</p> <p>3 The candidate expresses complex ideas extremely clearly and fluently. Sentences and paragraphs follow on from one another smoothly and logically. Arguments are consistently relevant and well structured. There will be few, if any, errors of grammar, punctuation and spelling.</p> <p>2 The candidate expresses straightforward ideas clearly, if not always fluently. Sentences and paragraphs may not always be well connected. Arguments may sometimes stray from the point or be weakly presented. There may be some errors of grammar, punctuation and spelling, but not such as to suggest a weakness in these areas.</p> <p>1 The candidate expresses simple ideas clearly, but may be imprecise and awkward in dealing with complex or subtle concepts. Arguments may be of doubtful relevance or obscurely presented. Errors in grammar, punctuation and spelling may be noticeable and intrusive, suggesting weaknesses in these areas.</p> <p>0 The language has no rewardable features.</p>	[7]
(d)	cheaper / easier same hardware but different software economies of scale / less development time / reusable	[3]

Question Number	Answer	Max Mark
<p>5(a)</p>	<p>resistors for inverting amplifier circuit capacitor in parallel with feedback resistor feedback resistor 100 times input resistor resistors in range 1 kΩ to 1 MΩ $R_f C = 1.6 \times 10^{-4}$ s because $f_0 = 1/2\pi RC$</p> 	<p>[6]</p>
<p>(b)(i)</p>	<p>horizontal at 10^2 at low frequencies suddenly drops after 1 kHz at 0.1 per tenfold increase of frequency</p> 	<p>[3]</p>
<p>(ii)</p>	<p>idea of capacitor as resistance which drops with rising frequency why capacitor irrelevant below break frequency (in parallel ...) idea of capacitor as feedback resistor at high frequency</p>	<p>[3]</p>

Question Number	Answer	Max Mark
6(a)(i)	any of the following, maximum [3] <ul style="list-style-type: none"> • set of registers / flip-flops which hold words • memory to store a program • input and output ports to exchange words with other systems • programmed by external computer 	[3]
(ii)	hardware is the circuitry / components program is sequence of words stored in memory	[2]
(b)(i)	1111 1101	[1]
(ii)	(place FD in register S2) copy FD to output port display shows zero copy input port into register S1 jump to b: if I ₇ is high i.e. only one switch pressed jump to b: if I ₆ is high i.e. only the other switch pressed jump to c: if both switches are pressed no switches are pressed, so loop back to start	[7]
(iii)	Program: e.g. <div style="text-align: center; margin: 10px 0;"> <pre> graph TD a((a)) --> b1[let S2 = 60] b1 --> b((b)) a --> b2[let S2 = DA] b2 --> c((c)) </pre> </div> word placed into S2 jump to a: / output word then stop correct bytes placed in S2 to display 1 and 2 accordingly Explanation: need to feed out 0110 0000 or 1101 1010 to get 1 or 2 displayed branching explained	[5]

Question Number	Answer	Max Mark
7(a)(i)	<p>feedback resistor non-inverting input to 0 V resistors to inverting input from three signal inputs</p> 	[3]
(ii)	<p>correct symbol for potentiometer connected correctly between summing amp and power amp</p> 	[2]
(b)(i)	<p>use of $G = -R_f/R_{in}$ $G = (-) 5/100 \times 10^{-3} = (-)50$ ecf incorrect gain: $R_f = 50 \times 10 \times 10^3 = 500 \text{ k}\Omega$</p>	[3]
(ii)	<p>$G = 3/20 \times 10^{-3} = 150$ ecf incorrect R_f: $R_{in} = 500 \text{ k} / 150 = 3.3 \text{ k}\Omega$</p>	[2]
(c)(i)	<p>max voltage = $3 + 3 + 5 = 11 \text{ V}$ $I = V/R$ (eor) ecf incorrect V: $I = 11/8 = \underline{1.4} \text{ A}$</p>	[3]
(ii)	<p>negative feedback forces both inputs to the same voltage because of high open-loop gain of op-amp</p>	[3]
Paper Total		[90]

Assessment Objectives Grid (includes QWC)

Question	AO1	AO2	AO3	Total
1(a)	1	1		2
1(b)	2	1		3
2(a)	1			1
2(b)		2		2
2(c)	2	2		4
3(a)	2	3		5
3(b)	2	2		4
4(a)	3	1		4
4(b)	2	2		4
4(c)(i)	2	3		5
4(c)(ii)	3	4		7
4(d)	3			3
5(a)	2	4		6
5(b)(i)	2	1		3
5(b)(ii)	1	2		3
6(a)(i)	3			3
6(a)(ii)	3			3
6(b)(i)		1		1
6(b)(ii)	3	4		7
6(b)(iii)		4		4
7(a)(i)	2	1		3
7(a)(ii)	1	1		2
7(b)(i)	1	2		3
7(b)(ii)	1	1		2
7(c)(i)	1	2		3
7(c)(ii)	1	2		3
Totals	44	46	0	90