## Advanced Subsidiary GCE

Electronics
Unit F612: Signal Processors

## Specimen Paper

Candidates answer on the question paper.
Additional Materials:
Scientific calculator

## SPECIMEN

F612 QP

Time: 1 hour 30 mins

Candidate Name


Centre
Number

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |

Candidate Number

|  |  |  |  |
| :--- | :--- | :--- | :--- |

## INSTRUCTIONS TO CANDIDATES

- Write your name, Centre number and Candidate number in the boxes above.
- Answer all the questions.
- Use blue or black ink. Pencil may be used for graphs and diagrams only.
- Read each question carefully and make sure you know what you have to do before starting your answer.
- Do not write in the bar code.
- Do not write outside the box bordering each page.
- WRITE YOUR ANSWER TO EACH QUESTION IN THE SPACE PROVIDED.


## INFORMATION FOR CANDIDATES

- The number of marks is given in brackets [ ] at the end of each question or part question.
- You will be awarded marks for the quality of written communication where this is indicated in the question.
- You may use a scientific calculator.
- Unless otherwise indicated, you can assume that:
- op-amps are run off supply rails at +15 V and -15 V

| FOR EXAMINERS' USE |  |  |
| :---: | :---: | :---: |
| Qu. | Max. | Mark |
| 1 | 5 |  |
| 2 | 7 |  |
| 3 | 9 |  |
| 4 | 23 |  |
| 5 | 12 |  |
| 6 | 18 |  |
| 7 | 16 |  |
| TOTAL | 90 |  |

- logic circuits are run off supply rails at +5 V and 0 V
- You are advised to show all the steps in any calculations.
- The total number of marks for this paper is 90 .

| SP (SLM) T12103 | © OCR 2007 | QAN [500/2581/8] | OCR is an exempt Charity | [Turn Over |
| :--- | :--- | :--- | :--- | :--- |

## Data Sheet

Unless otherwise indicated, you can assume that:

- op-amps are run off supply rails at +15 V and -15 V
- logic circuits are run off supply rails at +5 V and 0 V



1 Fig. 1.1 shows an op-amp connected as a non-inverting amplifier.


Fig. 1.1
(a) Show that the gain of the amplifier is about +4 .
(b) Fig. 1.2 is a voltage-time graph for a test signal at the input of the amplifier of Fig.1.1.


Fig. 1.2

Draw on Fig. 1.2 to show the signal at the output of the amplifier.

2 The circuit of Fig. 2.1 uses a pair of D-type flip-flops $Y, Z$ to indicate which input A or B receives a pulse first.


Fig. 2.1
(a) $R$ is normally held low. State what happens to $Q$ when $R$ is pulsed high.
(b) Suppose that H is low when a pulse arrives at A .

Explain why this makes G go high.
$\qquad$
$\qquad$
$\qquad$
(c) Complete the timing diagram of Fig. 2.2.


Fig. 2.2

3 (a) Draw on Fig. 3.1 the circuit diagram for an inverting amplifier with a voltage gain of -5 .
The op-amp has been drawn already.
Show all component values and justify them.
Label the input and output of the inverting amplifier.


OV
Fig. 3.1
(b) Draw on the axes of Fig. 3.2 to show how the output voltage of the inverting amplifier depends on its input voltage.


Fig. 3.2

4 Fig. 4.1 shows the diagram of a circuit containing a clock of frequency 1 Hz .


Fig. 4.1
(a) Complete Fig. 4.2 to show how a two-bit up-counter may be assembled from D-type flip flops and a NOT gate. Label the outputs A and B.


Fig. 4.2
(b) Complete the table below to show how the states of $A$ and $B$ together with the outputs $W$ and $Z$ and the on/off states of $L$ and $R$ will change with time.

| clock pulse | A | B | W | Z | L | R |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 |  |  | off | off |
| 1 |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |

(c) The circuit of Fig. 4.1 repeats a sequence of four states. Adapt the circuit so that it repeats the following sequence of three states.

| clock pulse | L | R |
| :--- | :--- | :--- |
| 0 | on | off |
| 1 | on | on |
| 2 | off | on |

(i) Complete Fig. 4.3 to show your adapted circuit.


Fig. 4.3
(ii) Explain how your adapted circuit operates.

The quality of your written communication will be assessed in this question.
$\qquad$
$\qquad$
$\qquad$
(d) Circuits which generate sequences of signals can be made from microcontrollers.

Give three advantages of using a microcontroller instead of counters and logic gates for this type of circuit.
$\qquad$
$\qquad$
$\qquad$
$\qquad$

5 (a) Using the op-amp in Fig. 5.1, complete the circuit for a treble cut filter with the following characteristics:

- maximum input resistance $33 \mathrm{k} \Omega$
- low frequency gain -100
- break frequency 1000 Hz

Give component values and show your working for all calculations.


Fig. 5.1
(b) (i) On the axes of Fig. 5.2, draw the frequency response of your treble cut filter.


Fig. 5.2
(ii) Explain, in detail, why your circuit of Fig. 5.1 has the filtering action shown in the graph of Fig. 5.2.
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

6 Fig. 6.1 shows a microcontroller providing an interface between two switches and a sevensegment LED.


Fig. 6.1
(a) (i) What is a microcontroller?
$\qquad$
$\qquad$
$\qquad$
(ii) The behaviour of a microcontroller depends on hardware and software.

What is the difference between hardware and software?
$\qquad$
$\qquad$
$\qquad$
(b) Fig. 6.2 shows part of the program stored in the microcontroller's memory.
(i) The first instruction places the byte FD in register S2.

Write down the byte FD in binary.
(ii) Use the flowchart symbols on the Data Sheet to explain the function of each step of the program, relating it to the circuit of Fig. 6.1.


Fig. 6.2
(iii) The whole program makes the seven LEDs display the number of switches being pressed. In the space below, complete the program, using the flowchart symbols in the Data Sheet. Explain the function of each step.
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$
$\qquad$

7 Fig. 7.1 is an incomplete circuit of a mixer for a recording studio.


Fig. 7.1
The signals from the two guitar pick-ups and the microphone are mixed and amplified.
(a) (i) On Fig. 7.1, draw the circuit of a summing amplifier which will add the three inputs together.

No component values are needed at this stage.
(ii) The student places a potentiometer as a volume control in the circuit.

On Fig. 7.1, show how the potentiometer should be connected.
(b) Here are the peak output voltage of each of the three input signals.

Pick-up 1: $\pm 20 \mathrm{mV}$
Pick-up 2: $\pm 20 \mathrm{mV}$
Microphone: $\pm 100 \mathrm{mV}$
(i) When only the microphone is used then the peak summing amplifier output should be $\pm 5 \mathrm{~V}$. The microphone should operate with an input resistor of $10 \mathrm{k} \Omega$. Calculate a suitable value for the feedback resistor of the summing amplifier.
$\qquad$
(ii) When only one pick-up is used the peak summing amplifier output should be $\pm 3 \mathrm{~V}$. Calculate suitable values for the remaining resistors of the summing amplifier.
pick-up input resistance = $\qquad$
(c) A circuit for the power amplifier of Fig. 7.1 is shown in Fig. 7.2.


Fig. 9.2
The op-amp has negligible output impedance.
(i) Show that the op-amp must be able to supply a current of about 1.5 A at its output. Use information from (b)(i) and (b)(ii).
(ii) Explain why the circuit of Fig. 7.2 has a voltage gain of +1 .
$\qquad$
$\qquad$
$\qquad$

## Copyright Acknowledgements:

Permission to reproduce items where third-party owned material protected by copyright is included has been sought and cleared where possible. Every reasonable effort has been made by the publisher (OCR) to trace copyright holders, but if any items requiring clearance have unwittingly been included, the publisher will be pleased to make amends at the earliest opportunity.

OCR is part of the Cambridge Assessment Group. Cambridge Assessment is the brand name of University of Cambridge Local Examinations Syndicate (UCLES), which is itself a department of the University of Cambridge.

OXFORD CAMBRIDGE AND RSA EXAMINATIONS
Advanced Subsidiary GCE

## ELECTRONICS

Unit F612: Signal Processors
Specimen Mark Scheme
The maximum mark for this paper is $\mathbf{9 0}$.

| Question Number | Answer | Max <br> Mark |
| :---: | :---: | :---: |
| $1 \text { (a) }$ <br> (b) | substitution: $G=1+(38 / 12)$ <br> evaluation: $G=4.1$ <br> correct shape and phase (apart from saturation) <br> correct gain (4) by eye <br> saturation at $\pm 13 \mathrm{~V}$ (by eye) | [2] <br> [3] |


| Question Number | Answer | Max Mark |
| :---: | :---: | :---: |
| 2(a) <br> (b) <br> (c) | Q goes low / is reset <br> idea of $\bar{Q}$ being opposite state of $Q$ <br> idea of state of $D$ transferred to $Q$ <br> $H$ goes low when $R$ rises, $G$ stays low <br> subsequent changes of $H$ and $G$ only on rising edges of $A$ or $B$ <br> G goes high and stays high on first rising edge of A <br> H stays low after R goes low | [1] <br> [2] |

\begin{tabular}{|c|c|c|}
\hline Question Number \& Answer \& Max Mark <br>
\hline 3(a)

(b) \& | input and output correctly labelled correct circuit all resistors in range $1 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ feedback resistor five times input resistor justification through $G=-R f / R i n$ |
| :--- |
| straight line through origin negative gain |
| of five (by eye) |
| saturating at $\pm 13 \mathrm{~V}$ (by eye) |
| output/V | \& [5] <br>

\hline
\end{tabular}



| Question Number | Answer | Max <br> Mark |
| :---: | :---: | :---: |
| 4(c)(ii) | counter reset when $A B=1$ <br> $R$ on for $A B=10$ and 10 <br> $L$ on for $A B=00$ and 10 <br> algebra of truth table to justify arrangement of logic gates <br> This question will be assessed for quality of written communication. <br> 3 The candidate expresses complex ideas extremely clearly and fluently. Sentences and paragraphs follow on from one another smoothly and logically. Arguments are consistently relevant and well structured. There will be few, if any, errors of grammar, punctuation and spelling. <br> 2 The candidate expresses straightforward ideas clearly, if not always fluently. Sentences and paragraphs may not always be well connected. Arguments may sometimes stray from the point or be weakly presented. There may be some errors of grammar, punctuation and spelling, but not such as to suggest a weakness in these areas. <br> 1 The candidate expresses simple ideas clearly, but may be imprecise and awkward in dealing with complex or subtle concepts. Arguments may be of doubtful relevance or obscurely presented. Errors in grammar, punctuation and spelling may be noticeable and intrusive, suggesting weaknesses in these areas. <br> 0 The language has no rewardable features. <br> cheaper / easier <br> same hardware but different software <br> economies of scale / less development time / reusable | [7] [3] |





## Assessment Objectives Grid (includes QWC)

| Question | A01 | AO2 | AO3 | Total |
| :---: | :---: | :---: | :---: | :---: |
| 1(a) | 1 | 1 |  | 2 |
| 1(b) | 2 | 1 |  | 3 |
| 2(a) | 1 |  |  | 1 |
| 2(b) |  | 2 |  | 2 |
| 2(c) | 2 | 2 |  | 4 |
| 3(a) | 2 | 3 |  | 5 |
| 3(b) | 2 | 2 |  | 4 |
| 4(a) | 3 | 1 |  | 4 |
| 4(b) | 2 | 2 |  | 4 |
| 4(c)(i) | 2 | 3 |  | 5 |
| 4(c)(ii) | 3 | 4 |  | 7 |
| 4(d) | 3 |  |  | 3 |
| 5(a) | 2 | 4 |  | 6 |
| 5(b)(i) | 2 | 1 |  | 3 |
| 5(b)(ii) | 1 | 2 |  | 3 |
| 6(a)(i) | 3 | - |  | 3 |
| 6(a)(ii) | 3 |  |  | 3 |
| 6(b)(i) |  | 1 |  | 1 |
| 6(b)(ii) | 3 | 4 |  | 7 |
| 6(b)(iii) |  | 4 |  | 4 |
| 7(a)(i) | 2 | 1 |  | 3 |
| 7(a)(ii) | 1 | 1 |  | 2 |
| 7(b)(i) | 1 | 2 |  | 3 |
| 7(b)(ii) | 1 | 1 |  | 2 |
| 7(c)(i) | 1 | 2 |  | 3 |
| 7(c)(ii) | 1 | 2 |  | 3 |
| Totals | 44 | 46 | 0 | 90 |

